MPC-1000CR/T

# TEMPEST 

 RTTY TERMINAL UNITFULL-HALF DUPLEX

SELECTABLE BANDWIDTH MULTIPATH CORRECTION BINARY BIT PROCESSOR

## E-SERIES



## INSTRUCTION MANUAL

## DOVETRON MPC-1000CR/T MARK II

REGENERATIVE TEMPEST

RTTY TERMINAL UNIT

## E SERIES

MULTIPATH CORRECTION

SIGNAL REGENERATION - SPEED CONVERSION

THE CONTENTS OF THIS MANUAL AND THE ATTACHED PRINTS ARE PROPRIETARY TO DOVETRON AND ARE PROVIDED FOR THE USER'S CONVENIENCE ONLY. NO PERMISSION, EXPRESSED OR IMPLIED, IS GIVEN FOR COMMERCIAL EXPLOITATION OF THE CONTENTS OF THIS MANUAL AND/OR THE ATTACHED PRINTS AND DRAWINGS.

DOVETRON 627 Fremont Avenue
So. Pasadena, California, 91030
P 0 Box 267 213-682-3705

Issue 4
MPC-1000CR/T. 300 and up
August 1983

## CONTENTS

## MPC-1000CR/T MARK II REGENERATIVE RTTY TERMINAL UNIT

$\qquad$
SECTION PAGE
$\qquad$
DESCRIPTION1
DOCUMENTATION ..... 2
TSR-200D REGENERATION ASSEMBLY ..... 2
DUAL CRYSTAL-CONTROLLED CLOCK ..... 4
BILATERAL STEERING CIRCUIT ..... 5
UART PROGRAMMING ..... 5
UART OPTIONS ..... 6
TEST POINTS ..... 6
TEMPEST MAIN BOARD ..... 8
MPC-1000CR/T MAINBOARD JUMPERS ..... 8
TSR-200D POWER/LOGIC CABLE INSTALLATION ..... 8
MAINBOARD TO BBP-100 CONNECTION ..... 9
OPERATION ..... 9
OTHER VARIATIONS ..... 10
DATA OUTPUT INFORMATION ..... 10
EXTERNAL TUNING INDICATOR ..... 11
DUAL DIVERSITY OPERATION ..... 11
STORAGE ..... 12
RESHIPMENT ..... 12
PARTS LIST ADDENDUM ..... 13

## MPC-1000CR/T MARK II TEMPEST REGENERATIVE RTTY TERMINAL UNIT

## DESCRIPTION

The MPC-1000CR/T Mark II Tempest RTTY Terminal Unit is a variation of the MPC-1000T Tempest unit (complete with BBP-100 Binary Bit. Processor and SSD-100 Solid State Cross Display) to which a Dovetron TSR-200D Signal Regeneration assembly (Dovetron P/N 75172, Rev 2) has been added to provide signal regeneration and speed conversion, which significantly reduces error rate.

In addition, the MPC-1000CR/T (II) contains four additional BNC coaxial connectors on the rear panel.

Two of these connectors permit interconnecting two or more MPC-1000CR/T (II\} units for Dual Diversity operation.

The second pair of BNC connectors provides for the use of an external oscilloscope which may be used as an external or remote tuning indicator and/or for signal analysis.

The instruction manual for the MPC-1000CR/T (II) consists of the MPC-1000T manual (Issue 3, July 1982) and this section, which details the TSR-200D Signal Regeneration assembly.

In case of conflict between the $\mathrm{CR} / \mathrm{T}$ and T sections of this manual, the information provided in this section takes precedence.

## DOCUMENTATION

Sight prints are supplied with the MPC-1000CR/T Mark II:
2) 75103
3) $75103 \mathrm{CR} / \mathrm{T}$
4) 75164
5) 75171
6) 75192
7) 75195
8) 75307

1) 75100 Assembly, Main Board, E-Series (MPC-1000).

Schematic, Main Board, E-Series (MPC-1000)
Schematic Addendum, E-Series, Mark II.
Schematic, TSR-200D Signal Regenerator.
Assembly, TSR-200D Signal Regenerator.
Assembly, BBP-100 Binary Bit Processor.
Schematic, BBP-100 Binary Bit Processor.
Assembly/Schematic, SSD-100 Display Board.

## TSR-200D REGENERATION ASSEMBLY

The MPC-1000CR/T (II) contains a standard Dovetron TSR-200D assembly, Dovetron P/N 75172, Rev 2. (See Paragraph 3 below.)

The Signal Regeneration section of the TSR-200D regenerates the incoming signal to a bias distortion of less than $0.5 \%$, significantly improving the error rate on weak signals and on signals chat have been smeared by multipath distortion, i.e., apparent pulse stretching.

When installed in an MPC-1000CR/T (II), the 12 ohm resistor (essentially a jumper) on the TSR-200D board is moved from location R55 to location R54, which bypasses an inverter section of Z3 (pins 8, 9 and 10).

This inverter section normally is used to invert an EIA input (Mark-negative, Space-positive) to a TTL configuration (Mark-high, Space-low), compatible with the TSR's input.

When used in a CR/T Tempest unit, this inversion is not necessary, since it is anticipated that polar inputs will conform to MIL STD 188C (Mark-positive, Space-negative).

If an EIA (RS 232C) polar input is to be used, remove R54 and replace R55 with a jumper or a 12 ohm resistor.

Since the front panel of the MPC-1000CR/'T contains a REGEN ON-OFF switch, the REGEN ON-OFF slide switch S4 on the TSR-200D should always be left in the ON (forward) position.

The speed conversion (SPEED CONVERT) switch S5 will normally also be left in the ON (forward) position, but may be set to the OFF position, depending on the operator's requirements.

Signal Regeneration and Speed Conversion are accomplished by an Intersil IM6402 CMOS UART (Universal Asynchronous Receiver-Transmitter) 40 pin integrated circuit.

This UART is a dual chip. One half is a serial-parallel converter and the other- half is a parallel-serial converter.

When used in Half Duplex operation, both the incoming and out-going signals are processed through the UART. Since the TSR-200D is a Half Duplex device, it must be switched between Transmit and Receive by the front panel Send-Receive switch or by the rear panel remote LOCK line.

Although both sides of this UART are programmed simultaneously by the UART Program Switch S3, they have separate clock input ports. When a single clock is used at both ports, straight-through regeneration is achieved, i.e., no change in baud rate.

If the Speed Conversion Switch S5 is set to ON, the two sides of the UART can be clocked at different baud rates, providing up/down Speed Conversion.

Since the UART contains only a single character of Memory, the Output Clock (Loop) should always be set as fast or faster than the Input Clock to prevent character over-runs.

Speed Conversion is convenient if the local teleprinter is set for 100 WPM, because the front panel switch may be used to select slower incoming baud rates, which will be up-converted by the UART to 100 WPM. The UART in this mode or operation is an effective electronic gear shift.

## DUAL CRYSTAL-CONTROLLED CLOCK

The Dual Clock circuitry consists of a CMOS oscillator (Z1) and a very low frequency crystal ( 60.000 KHz ), whose output is divided by two identical frequency dividers: Z7/Z8 and Z9/Z10.

When the Speed Convert switch (S5) on the TSR-200D assembly is OFF, both sides of the UART regenerator are driven by the output of Clock 1 Divider, which is controlled by the front panel signal speed select switch.

If this switch is set to 75 baud, an incoming signal will be processed through the UART at 75 baud.

If the Speed Convert switch is set to ON, the Signal Speed switch will select the input baud rate (baud rate of the incoming signal) and the 8 -pole DIP switch (S2) will select the baud rate at which the regenerated signal will be clocked out of the UART and sent to the local teleprinter.

This output clock may be programmed for baud rates from 37.5 baud to 3750 baud. Poles 1 through 4 represent the Most Significant Digit (MSD) and Poles 5 through 8 represent the Least Significant Digit (LSD). The BCD weight of each switch pole is etched on the PC board just below the switch.

Assuming that the local teleprinter is geared for 100 WPM ( 74.2 or 75 baud operation), S2 must be programmed for 75 Baud operation, i.e., S2 set for a BCD number of 50 .

To determine the proper divisor number for a baud rate, use the following formulae:

1) BAUD RATE X $16=$ CLOCK FREQUENCY (HZ).
2) 60,000/CLOCK FREQUENCY = DIVISOR.

Example: 75 Baud X $16=1200 \mathrm{~Hz}$. $\underline{60,000}=50$. 1200

Therefore, if S2 is programmed with a divisor (BCD number) 50, the frequency dividers of Clock 2 will divide the 60.000 KHz oscillator signal down to 1200 Hz , and the UART will output the regenerated signal at 75 Baud.

## BILATERAL STEERING CIRCUIT

When used in the Half-Duplex mode, the two clocks are inverted when the terminal unit is switched between Receive and Send, which permits effective Speed Conversion of both incoming and outgoing signals. If the UART is upconverting in Receive, it will be down-converting in Send.

This switching of Input and Output ports of the UART and the automatic inversion of the two clocks is accomplished by the Bilateral Steering Circuit, which consists of Z3, $24, \mathrm{Z} 5$ and Z 6 .

## UART PROGRAMMING

The UART may be programmed for various, code levels and functions.
Assuming that the MPC-1000CR is to be used for Radio TTY communications with the 5 level Baudot (Murray) code, program the UART via the 8-pole DIP switch at S3:

SWITCH POLE FUNCTION MODE SWITCH POSITION

| 8 | EPS | ZERO | LEFT |
| :--- | :--- | :--- | :--- |
| 7 | SBR | NO | LEFT |
| 6 | NB1 | ZERO | LEFT |
| 5 | NB2 | ZERO | LEFT |
| 4 | TSB | ONE | LEFT |
| 3 | ASBS | OFF | RIGHT |
| 2 | PARITY | NO | LEFT |
| 1 | FSK | EIA | LEFT |

If other coding is desired, the UART may be re-programmed per the coding charts on the TSR-200D Schematic Print 75164.

## UART OPTIONS

STOP BIT REQUIRED (SBR): Normally it is best to leave this function in the NO position. There is no reason to force the UART to dump a good character just because the Stop Bit was not detected on the incoming signal. Since all languages are highly redundant in structure, it is always better to print a character, even if it is wrong. The precise Stop Bit generated at the end of each regenerated character will prevent the local teleprinter from losing signal synchronization.

TOTAL STOP BITS (TSB): The UART offers the option of attaching a 1.0 or 1.5 Character Unit stop bit to the end of the regenerated character. Selecting a 1.0 CU stop bit guarantees no character over-runs with Baudot teleprinters operating with 7.0, 7.42 and 7.5 CU coding.

PARITY \& EPS: Baudot Coding does not require Parity, so Pole 2 of the UART Program Switch should be set to NO (LEFT). With Parity set to NO, ESP has no function, so Pole 8 can be left in either position.

AUTOMATIC STOP BIT SELECT (ASBS): With TSB (above) set for a 1.0 CU. and ASBS set to ON, the TSR-200D will Receive with a single stop bit added to each character (1.0 CU), but will TRANSMIT with a 1.5 CU Stop Bit on the end of each character.

## TEST POINTS

Seven Test Points have been provided on the TSR-200D assembly to assist in rapid signal tracing and trouble shooting:

## TP-1: CRYSTAL OSCILLATOR OUTPUT

The oscillator circuit is comprised of a Statek quartz crystal, sealed in a gold-plated TO-5 type can and a CMOS 14007 DIP package. It is not unusual for this type of oscillator to take up to four seconds to start oscillating after initial turn-on. The nominal frequency of this crystal is $60.000 \mathrm{KHz} \pm 0.05 \%$.

## TP-2: CLOCK 1 OUTPUT

The frequency at TP-2 is the 60 KHz clock divided by the Signal Speed Select dividers (Z7 and 28). If the Signal Speed switch (S1) is set for a division of 82 ( 45.45 Baud), the output frequency will be $60,000 / 82=732$ Hz.

## TP-3: CLOCK 2 OUTPUT

The frequency at TP-3 is the 60 KHz clock divided by the Loop Speed Select dividers (29 and Z10). If the Loop Speed Switch (S2) is set for a division of 50 (74.2/75 Baud), the output frequency will be 60,000/50 = 1200 Hz .

## TP-4: UART INPUT CLOCK

The frequency at TP-4 is the Input Clock to the UART at the output of the bilateral steering section. In Receive, it is Clock 1 and in Transmit, it is Clock 2.

TP-5: UART OUTPUT CLOCK
The frequency at TP-5 is the Output Clock to the UART at the output of the bilateral steering section. In Receive, it is Clock 2 and in Transmit, it is Clock 1.

TP-6: UART DATA INPUT
This test point is the same as Pin 20 on the UART, which is the DATA INPUT port. In Receive, it contains the unregenerated signal from Q6 (loop driver) in the MPC, and in Transmit, it contains the unregenerated signal as originated at the local teleprinter, TD, etc.

## TP-7: UART DATA OUTPUT

This test point is the same as Pin 25 on the UART, which is the DATA OUTPUT port. In Receive, it contains the regenerated (and possibly speedconverted) data signal that is routed to the high level keyers. In Transmit, it contains the regenerated signal as generated by the local teleprinter.

## TEMPEST MAIN BOARD

When the MPC-1000T is configured as an MPC-1000CR/T (II) with a TSR-200D assembly, the main board is slightly modified at the time of production.

These modifications consist of:

1) Removing the white/brown wire between E-Point 00 and the Standby section of front panel switch S7.
2) Removal of jumper between points B and C in middle-center of the main board.
3) Removal of the blue wire between the E-56 (mainboard) and E-56 on the BBP-100 Binary Bit Processor board.
4) Installation of two jumper wires on the main board of the MPC1000CR/T.
5) Installation of a power/logic cable that interconnects the TSR-200D Regeneration Assembly with the mainboard.

## MPC-1000CR/T MAINBOARD JUMPERS

1) Remove the buss-bar jumper between B and C (See item number 2 above).
2) Remove the white/Brown wire between the Standby switch (S7) and EPoint 00.
3) Install a six inch brown/white wire between the Standby switch (S7) and Point C.
4) Install a green wire between E-Point E35 on the main board and the center lug of the front panel REGEN ON-OFF switch.
5) Install a TSR-200D Power/Logic cable, P/N CA9130.

## TSR-200D POWER/LOGIC CABLE INSTALLATION

## Install the CA9130 cable to the following mainboard locations:

1) Brown wire to the lower lug of the front panel REGEN ON-OFF switch.
2) Red wire to E-Point E46 in left front corner of mainboard. This is system ground.
3) Orange wire: Cut off. Do not use.
4) Yellow wire to the 00 E-Point in the right front corner of the mainboard. Two 00 points are available and either is acceptable,
5) Green wire: Cut off. Do not use.
6) Blue wire is connected to the anode of the CR54 location in the right front of the mainboard. Diode CR54 is not installed on the board. When making this connection be sure to select the anode location, which is to the far right of the diode location.
7) Violet wire is installed on the mainboard at a location just to the left of the center line of the mainboard. This location is the upper right-most location of a three-hole pattern that is located just to the right of a transistor (Q5) location. This location can be easily identified in that it has a trace that runs to the right to a feed-through hole just to the left of an empty transistor location at Q7.
8) Gray wire: Cut off. Do not use.
9) White wire: Cut off. Do not use.
10) Black wire: Cut off. Do not use.
11) White/brown wire is installed in the $-V$ location just to the right of opamp location Z19 in left front part of mainboard. This is the -15 volt regulated line.
12) White/red wire is installed in the $+V$ location just right of op-amp location Z19 in the left front part of mainboard. This is the +15 volt regulated line.
13) White/orange wire: Cut off. Do not use.
14) White/yellow wire: Cut off. Do not use.

## MAINBOARD TO BBP-100 CONNECTION

Connect a violet wire between the upper lug of the front panel REGEN ON-OFF switch and TP17 on the BBP-100 Binary Bit Processor board. This location (TP17) is located in the right-front of the BBP board and just to the left of Op-amp 71.
This location (TP17) is the same as ESS on the BBP board, but is more conveniently located for this installation.

## OPERATION

The TSR-200D Regeneration Assembly is a Half-Duplex device. When operated in Half-Duplex mode, both incoming and outgoing signals are regenerated (and speed converted if necessary), de- pending on the location of the front panel REC-SEND switch S7. (NOTE: On the MPC-1000T, S7 is designated as ON-STANDBY. On the MPC-1000CR/T (II), S7 is designated as RECEIVE-SEND, inferring the HalfDuplex role of the TSR-200D assembly.)

When operating in Full-Duplex, switch S7 is normally left in the REC (Receive) position and the AFSK tone keyer in the MPC-1000CR/T (II) is driven directly by the MIL STD 188C Polar Input at the rear panel. In Full-Duplex operation, the polar input signals are not regenerated or speed converted by the TSR-200D.

In Half-Duplex, with the S7 switch in SEND, the polar input signals are regenerated and speed converted through the TSR-200D assembly.

## OTHER VARIATIONS

The Mark and Space VFO potentiometers (R145A and R147A) have been replaced with 2500 ohm units (which replace the 2000 ohm units in the MPC-1000T), and permit the MPC-1000CR/T to tune input frequencies from 1000 Hz to 3000 Hz .

The front panel calibration markings of the Mark and Space VFO's have been changed to reflect this expanded range of input tones.

All other specifications of the MPC-1000T apply to the MPC-1000CR/T Mark II RTTY Terminal Unit.

## CAUTION - HIGH VOLTAGE

The EMI-RFI filter in the MPC-1000T and MPC-1000CR/T "charges" in normal operation and can provide a stored voltage when the unit is turned off and the power cord is disconnected. When servicing the Tempest Series terminal units, it is a good idea to alleviate this shock hazard by discharging both sides of the EMIRFI filter to ground at the filter outputs A and C. Point B is chassis ground.

## DATA OUTPUT INFORMATION

The MPC-1000T TEMPEST terminal unit provides simultaneous MIL STD 188C and EIA RS232C FSK outputs.

The MPC-1000CR/T (II) TEMPEST terminal unit provides simultaneous MIL and EIA outputs ONLY when operated in the REGEN OFF mode.

Pole 1 of the UART Program Switch (S3) on the TSR-200D Assembly establishes the regenerating mode of the terminal unit.

## When Pole 1 is set for MIL, the MIL FSK output is regenerated if the front panel REGEN ON-OFF switch is in the ON position. The selected Signal Sense is automatically maintained when the REGEN switch is moved between ON and OFF.

For regenerated EIA operation, Pole 1 must be set to the EIA position and Signal Sense must be manually reversed by the front panel NORMAL-REVERSE switch when switching between REGEN ON and REGEN OFF.

In other words, REGENERATED MIL and EIA FSK outputs are not available simultaneously and are dependent upon the setting of Pole 1 of the UART Program Switch (S3) on the TSR-200D Regeneration assembly.

## EXTERNAL TUNING INDICATOR

The output of the buffer amplifiers (Z13 and Z21) on the main- board is available at the rear panel connectors J9 and J10, and may be used to drive either an external dual-trace oscilloscope for signal analysis, or an external/remote tuning display. These output lines are isolated by 100K resistors (R37 and R62) on the mainboard, which provide a good degree of voltage isolation between the external device and the terminal unit.

## DUAL DIVERSITY OPERATION

Two or more MPC-1000CR/T (II) Terminal Units may be interconnected for dual diversity operation by jumpering the External Diversity connectors (J11-Space and J12-Mark) together, MARK to MARK, and SPACE to SPACE.

All Diversity combining is accomplished within the interconnected terminal units and an external diversity combiner is not required.

When operating in the Diversity mode, the interconnected terminal units are operated with their Mode switches in the MS position. Switching any terminal unit to the DIV OFF position disconnects the diversity cables of that terminal unit, permitting it to be operated independently of the other(s).

## STORAGE

As shipped by Dovetron, the MPC-1000CR/T (II) is sealed within a plastic bag and supported within the shipping container by shock-absorbing plastic end caps. The detachable power cable is also sealed within this plastic bag. Both the connector on the power cable and on the rear panel of the terminal unit are protected by separate plastic caps. The Instruction manual and prints are sealed in a separate plastic bag and then enclosed in a large heavy duty paper envelope to protect the plastic bag from tears and abrasion. Storage in this manner will protect the terminal unit from deterioration for periods as long as five years.

If the plastic bags have been opened, they can be resealed with a bag sealer or taped tightly closed.

## RESHIPMENT

The shipping carton for the MPC-1000CR/T (II) has been carefully designed to protect the terminal unit and its accessories from damage during shipment. This carton and its associated packing materials should be used to reship the terminal unit.

If the original shipping carton is not available, be sure to carefully pack each unit SEPARATELY, using suitable cushioning material where necessary. Very special attention should be given to providing enough packing material around controls, connectors, and other protrusions from the terminal unit. Rigid cardboard should be placed at the corners of the equipment to protect against denting and bending.

When returning a unit for repair, ship via either AIR PARCEL POST or UPS BLUE (AIR) to:

DOVETRON, INC.
627 Fremont Avenue
South Pasadena, CA 91030
U.S.A.

# PARTS LIST ADDENDUM <br> MPC-1000CR/T MARK II 

## Added to Mainboard:

1 each Cable, Power/Logic CA9130 Circuit Assy
Added to Front Panel:

| 1 each | Switch, Speed | 5P9958 | C.T.S. |
| :--- | :--- | :--- | :--- |
| 1 each | Knob, Small | S1647 | Kurz-Kasch |
| 1 each | Cable, Speed, Short | CA91031-01 | Circuit Assy |
| 1 each | Switch, Toggle, DPDT | MTA-206N | Aico |
| Added to Rear Panel  <br> 4 each Connectors, BNC (J9-J12) |  |  |  |

## TSR-200D SIGNAL REGENERATION ASSEMBLY (Dovetron P/N 75171-2)

| 1 | 1 | P. C. Board, TSR-200D | 75172-2 | Dovetron <br> 2 |
| :--- | :--- | :--- | :--- | :--- |
| C3,C4 | Capacitor, 5 Pfd | CM06 | Elmenco |  |
| 3 | C7 | Capacitor, .001 Mfd | Ceramic | Dilectron |
| 4 | Cl | Capacitor, 0.01 Mfd | Ceramic | Dilectron |
| 5 | C2,5,6,8,9 | Capacitor, 10 Mfd, 35Vdc | Tantalum | I.T.T. |
| 6 | CR2-7,8,9, | Diode, Silicon, Power | 1N4007 | Motorola |
|  | $11,12,13$ |  |  |  |
| 7 | CR1,10 | Diode, Zener, 5.1V | 1N751A | Motorola |
| 8 | Q1 | Transistor, NPN, Sil | 2N2219A | Motorola |
| 9 | R35,54 | Resistor, 1/4W, 5\% C.F. | 12 ohms | R-Ohm |
| 10 | R30,33,44, | Resistor, 1/4W, 5\% C.F. | 100 K | R-Ohm |
|  | 48,56 |  |  |  |
| 13 | R43 | Resistor1/4W, 5\%C.F. | 2 K | R-Ohm |
| 14 | R36 | Resistor1/4W, 5\%C.F. | 4.7 K | R-Ohm |
| 15 | R1-16,20 | Resistor1/4W, 5\%C.F. | 10 K | R-Ohm |
|  | $28,31,32$, |  |  |  |
|  | $34,39,40$, |  |  |  |
|  | $41,45-47$, |  |  |  |
| 16 | 49,50 | R21 | Resistor1/4W, 5\%C.F. | 150 K |
| 17 | R18 | Resistor1/4W, 5\%C.F. | 330 K | R-Ohm |
| 18 | R19 | Resistor1/4W, 5\%C.F. | 470 K | R-Ohm |
| 19 | R17 | Resistor1/4W, 5\%C.F. | 22 M | R-Ohm |
| 20 | R22-26 | Resistor1/4W, 5\%C.F. | 910 ohm | R-Ohm |
| 21 | Z11 | I.C., CMOS | 14000 | R-Ohm |


| 22 | Z3-6,12 | I.C., CMOS | 14011 | R.C.A. |
| :--- | :--- | :--- | :--- | :--- |
| 23 | Z7-10 | I.C., CMOS | 14522 | Motorola |
| 24 | Z1 | I.C., CMOS | CD4007AE | R.C.A. |
| 25 | Z2 | I.C., UART, CMOS | IM6402 | Intersil |
| 26 | S4,S5 | Switch, P.C. DPDT | C56206L2 | Switchcraft |
| 27 | S2,S3 | Switch, 8PST, DIP | SL1008 | Cont. Sw. |
| 28 | Y1 | Crystal, 60.000KHz | SX-1V60Khz | Statek |
| 29 | R53 | Pot, P.C. Horizontal 250K | 3355U-1 | Bourns |
| 30 | R51 | Pot, P.C. Horizontal 5MEG | 3355U-1 | Bourns |
| 31 | Z13 | I.C. OpAmp 8-pin dip | uA741 | Signetics |

# INSTRUCTION MANUAL 

DOVETRON MPC-1000T

TEMPEST
RTTY TERMINAL UNIT

## E SERIES

THE CONTENTS OF THIS MANUAL AND THE ATTACHED PRINTS ARE PROPRIETARY TO DOVETRON AND ARE PROVIDED FOR THE USER'S CONVENIENCE ONLY. NO PERMISSION, EXPRESSED OR IMPLIED, IS GIVEN FOR COMMERCIAL EXPLOITATION OF THE CONTENTS OF THIS MANUAL AND/OR THE ATTACHED PRINTS AND DRAWINGS.

DOVETRON 627 Fremont Avenue
So. Pasadena, California, 91030
P 0 Box 267 213-682-3705

Issue 3
MPC-1000T. 200 and up
July 1982

## CONTENTS

## MPC-1000T TEMPEST RTTY TERMINAL UNIT

SECTION ..... PAGE
GENERAL DESCRIPTION ..... 1
INSTALLATION AND OPERATION ..... 3
THEORY OF OPERATION ..... 5
CIRCUIT DESCRIPTIONS ..... 7
CALIBRATION PROCEDURES ..... 15
SERVICE INSTRUCTIONS ..... 17
DOCUMENTATION ..... 19
PARTS LIST - MPC-1000T TEMPEST ..... 21
MAINBOARD ASSEMBLY ..... 22
FRONT PANEL COMPONENTS ..... 24
REAR PANEL ..... 24
CABINET COMPONENTS ..... 24
BINARY BIT PROCESSOR (BBP-100) ASSEMBLY ..... 25
SOLID STATE DISPLAY (SSD-100) TEMPEST ASSEMBLY ..... 26
KEYBOARD OPERATE SEND (KOS-100T) TEMPEST ASSEMBLY ..... 27

## GENERAL DESCRIPTION

The DOVETRON MPC-1000T TEMPEST RTTY Terminal Unit is a complete FSK modem; designed for both SEND-RECEIVE and RECEIVE-ONLY modes of operation.

This unit meets the TEMPEST requirements of MIL STD 461 and NACSEM 5100 per testing done by a U. S. Government Agency.

The channel filters in the standard MPC-1000T are optimized for 150 baud operation and the standard tuning indicator is the Dovetron SSD-100 Solid State Cross Display. See NOTE page T-4.

Available options include channel filters optimized for other baud rates and internal signal regeneration/speed conversion assemblies.

The Dovetron BBP-100 Binary Bit Processor is an integral part of the MPC-1000T and is installed on the main board.

In addition to high performance axis-restoration, the BBP-100 also provides front panel selectable bandwidths and automatic Multipath Correction.

Five bandwidth modules are provided with each terminal unit. Two are stored in the BBP-100 assembly in storage sockets A and B. The other three are installed in active sockets: Wide, Medium and Narrow.

The active bandwidth modules are optimized for 50.00, 75.00 and 150 baud operation.

The stored bandwidth modules are optimized for 45.45 and 110 baud operation. See NOTE page T-4.

The Mark. and Space input channels are continuously tunable over the range of 1250 Hz . and 3100 Hz . and permit reception of shift widths up to 1850 Hz .

Shift widths down to approximately 35 Hz . may be copied using the standard inband diversity dual channel mode.

For narrow shift, single channel operation is provided, which may also be used for MAB (Make and Break) type signals.

Internal calibration potentiometers permit shifting the range of the input channels to frequencies other than those screened on the front panel.

Three data outputs are available at the rear panel and all may be used simultaneously:

MIL STD 188C: (+6 Mark, -6 Space).
EIA RS232C: (-12 Mark, +12 Space).
AFSK (Audio): 0 dbm at 600 ohms, isolated.
Sine wave - phase continuous.
The Mark and Space tones (AFSK) are internally adjustable over the range of 1200 Hz . and 3000 Hz .

A front panel switch permits these AFSK tones to be operator enabled/disabled, provide simple control of VOX operated transmitters and tape recorders.

A second front panel switch selects FULL DUPLEX or HALF DUPLEX modes of operation.

In FULL DUPLEX, the AFSK tone keyer is keyed via the rear panel POLAR INPUT port, either MIL STD 188C or EIA RS232C.

In. HALF DUPLEX, the AFSK tone keyer is keyed via the rear panel Polar Input when the terminal unit is in STANDBY (Send), and by the incoming signal when the terminal unit is in ON (Receive).

Audio input characteristics are 0 dbm , 600 ohm, isolated.
All signal input and output is at the rear panel via single-ended BNC connectors.
Power entry is through a detachable power cable, which connects directly to an internally mounted EMI filter. The mating cable connector is an MG3106A-14S7S.

Power requirements are $115 / 230$ VAC $\pm 25 \%, 40-400 \mathrm{~Hz}, 15$ watts nominal.
The mains select switch and input power fuse are mounted internally and are available by removing the top lid.

Dimensions of the MPC-1000T are 17 wide, 3.5 high and 9 deep.
With the rackmounting plates installed width is 19 . Twelve inches of rack depth are required to accommodate the input power connector, allowing for normal cable bends.

Net weight is 10 pounds.
NOTE: When the MPC-1000T is supplied with channel filters optimized for other than 150 baud, the channel filter band- width is noted on a card affixed to the top panel of the unit. Bandwidth modules for 100 baud and 110 baud are identical, i.e., 330K.

## INSTALLATION AND OPERATION

The MPC-1000T is normally shipped with the internal mains select switch set for 115 VAC, $40-500 \mathrm{~Hz}$ operation.

If the unit is to be used on 230 VAC mains, remove the top cover and set the internal mains switch to 230 VAC and replace the 0.5 amp slow-blow fuse with a 0.25 amp slow-blow fuse.

A three conductor power cord is supplied with the MPC-1000T. The third conductor in the cord is power ground and for safety and optimum performance, should be terminated in a good earth ground.

A low level polar teleprinter should be connected to either of the FSK outputs, MIL or EIA. Since MIL and EIA have opposite polarities, a choice of polarities is available by selecting either one or the other.

The front panel Sense (NORMAL--REVERSE) switch may also be used to invert the FSK polarities in relation to the incoming signal.

The Audio Input port on the rear panel of the terminal unit should be connected to the audio output of the companion receiver, preferably a 0 dbm ( 600 ohm normal) line.

With all front panel switches in the UP position, tune in an incoming RTTY (FSK) signal.

The Mark channel is normally displayed as the horizontal bar on the SSD display. The Space channel will then be displayed as the vertical bar.

If both channels are tuned to the same tone frequency, the two LEDs in the apex of the cross display will extinguish and the Signal Loss LED in the lower right quadrant will light. At the same time, the Multipath Distortion LED in the upper left quadrant will flash, indicating signal energy is present in both channels simultaneously.

The LOOP LED is located in the upper right quadrant and will duplicate the indications of the front panel LOOP LED.

The LEVEL control is normally set at 9 o'clock.
This control is an attenuator and does not change the gain of the terminal unit. Set it for full deflection of the horizontal and vertical bars in the SSD with a 0 dbm input signal.

The THRESHOLD control is normally set at 12 o'clock.
If the SIGNAL LOSS LED flashes on weak signals, turn the THRESHOLD control CCW until the flashing stops.

The SIGNAL LOSS LED indicates that the terminal unit has gone to Markhold without a Marking signal in the Mark channel.

The LOOP LED is lit when the terminal unit is Marking and is extinguished when the terminal unit is Spacing. In normal operation, the LOOP LED with flash as the incoming signal switches between Mark and Space and indicates that the EIA and MIL FSK outputs are being keyed.

The MARK and SPACE LEDs are not normally used for tuning, but are provided as an emergency backup tuning indicator should the SSD display fail. They also provide a good indication of noise in the absence of a signal.

The MODE switch is normally operated in the MARK-SPACE (MS) position.
The MO (MARK ONLY) and SO (SPACE ONLY) positions may be selected if an interfering signal is present, in one of the channels and for very narrow shifts or MAB (Make and Break) operation.

When tuning very narrow shifts (less than 100 Hz. ), tune the Mark and Space VFOs for the maximum indentation at the sides of the cross display. Do not tune for maximum amplitude.

The DIV-OFF position of the MODE switch functions identically to the MS position of the MPC-1000T.

The MS-REV (Mark-Space Reversals) is a self test mode. In MS-REV, the AFSK tone keyer is keyed at a predetermined baud rate and the AFSK output is fed back into the front end of the terminal unit.

This is useful in setting the front panel VFOs exactly on the tone frequencies of the AFSK tone keyer, providing useful calibration check points for the VFOs.

It is also useful as a BITE self-test, since it will output FSK signals to the teleprinter and may also be used as a service tool when servicing the terminal unit.

Dovetron normally sets the AFSK tone frequencies to 2125 Hz , for Mark and 2550 Hz for Space. See tag on top of unit for actual AFSK tone keyer frequencies.

## THEORY OF OPERATION

The MPC-1000T TEMPEST RTTY Terminal Unit consists of two identical VLF (Very Low Frequency) AM superheterodyne receivers, in which the IF filters are analogous to the channel filters (Mark and Space) in conventional terminal units.

These Bessel function, 3 section channel filters are identical in all respects including center frequency ( 750 Hz .). The incoming Mark and Space tones are heterodyned into them through full- wave J-Fet mixers.

In this way, both channels are subjected to the same amount of group delay, transient response and other anomalies, thus maintaining the signal information in the same form for eventual processing.

The SSD cross display derives its information from the buffer amplifiers following the channel filters and faithfully re- produces the actual signal content of the filters.

The Precision Detectors utilize active 1C components which prevent thresholding effects and are also identical with the single exception that they are of opposite polarity.

This opposite polarity of the detected Mark and Space channels permits noise cancellation and correlation at the input of the summing amplifier on the BBP-100 Binary Bit Processor assembly.

After summing at the input of the BBP-100, the combined Mark and Space channel is passed through a 2 section, four pole Bessel function low pass filter. This LPF has three bandwidths and each bandwidth maybe selected from the front panel: Wide, Medium and Narrow.

The actual bandwidth configuration is determined by a four resistor network (using identical resistors) that plugs into one of three bandwidth sockets on the BBP-100 assembly.

Storage sockets are provided for two additional bandwidth modules on the BBP100 and any three may be pre-selected for front panel selection.

As normally supplied by Dovetron, the Narrow position is set for 50 baud, the Medium position is set for 75 baud and the Wide position is set for 150 baud.

Bandwidth modules for 45.45 and 110 baud are stored in the A and B storage, sockets at the left rear corner of the BBP-100 assembly.

The Mark and Space signals are stripped of their carrier component in the low pass filter and fed into a Track \& Hold circuit that stores and holds the amplitude level of the sequential Mark and Space pulse. This Track \& Hold circuit is controlled by a Track \& Hold Logic Section. The Mark and Space information derived from the Track \& Hold Section is also fed through a pair of impedance buffers to a Common Mode Amplifier and to a Summing Amplifier. The output of the Common Mode Amplifier is inverted and provides the FSK Output from the BBP100.

The purpose of the BBP-100 is to provide a very high performance axis-restoration to the Mark and Space signals as their amplitudes vary due to selective fading and other forms of multipath distortion.

The Summing Amplifier information working with the information from the Common Mode Amplifier automatically detects pulse stretching (overlapping) of the Mark and Space pulses in the Multipath Corrector circuit, which in turn, restores the proper zero crossing point.

A non-inverted FSK output is also provided to drive the Threshold and Mark Hold circuits on the main board.

The inverted FSK output drives the MIL STD 188C and EIA RS232C polar FSK buffer amplifiers, and their outputs are available at BNC connectors at the rear panel.

Other circuits on the main board provide an indication of Signal Loss and an automatic Threshold control after an RTTY signal has been acquired.

The SSD Intensity Control is provided by a light sensitive photocell mounted in the lower left quadrant of the SSD display.

The Signal Loss circuit lights a front panel LED whenever the terminal unit goes into Mark-Hold without a Marking signal in the Mark channel.

The Auto-sensitivity circuit automatically lowers the threshold of the terminal unit when an input signal is detected, permit- ting the terminal to track the incoming signal through deep flat fades. A variation of this circuit also reduces the Threshold requirement when the terminal unit is switched to either Mark-Only or Space-Only operation, since MO and SO operation (by definition) indicates that signal input power has been cut in half.

## CIRCUIT DESCRIPTIONS

## LEVEL CONTROL

The LEVEL control (R172) on the front panel is an attenuator that is used to set the audio input to the terminal unit at a convenient level after the desired audio level of the companion receiver has been selected. If the companion receiver has a 600 ohm 0 dbm output, the LEVEL control is nominally set at 9 o'clock.

## INPUT IMPEDANCE

The input impedance of the MPC-1000T is single ended and isolated through a transformer. This input may be balanced by replacing the single ended BNC audio input connector with a two-input connector.

## INPUT AMPLIFIER

The input amplifier (Z2) is AC coupled from the output of the LEVEL pot at R172 and is protected from voltage transients by a pair of back-biased diodes, CR56 and CR57. This input may be driven to 50 volts without damage to the terminal unit.

The output of this amplifier drives one input of a full wave mixer in each channel and a unity gain inverter (Z3), which in turn, drives the other input of the full wave mixer in each channel.

## MIXER STAGES

Each mixer consists of a pair of J-Fet transistors. Q1 and Q2 drive the Space channel through buffer amplifier Z8. Q3 and Q4 drive the Mark channel through the buffer amplifier 29.

## BUFFER AMPLIFIERS

The buffer amplifiers (28 and ZS) are set for a gain of ten and drive the channel filters.

## VFO INJECTION OSCILLATORS AND INVERTERS

Both VFO oscillators are identical and consist of an oscillator stage and an. inverter stage for full wave output to the mixer stages. A 5K ohm pot (R-45 Mark and R147 Space) is mounted on the PC board directly behind its respective front panel VFO potentiometer and provide precise calibration for the front panel VFOs. The frequency of the oscillators is always 750 Hz . higher than the RTTY tone frequencies.

## CHANNEL FILTERS

The Mark and Space channel filters are identical and consist of three section, six pole, active IC filters utilizing precision capacitors and resistors.

The center frequency of these filters is 750 Hz . with a 3 db bandwidth of 170 Hz . The filter design is linear phase (Bessel Function) with constant, group delay, which prevents pulse distortion in the filters during periods of frequency dispersive multipath distortion.

These filters have been optimized for 150 baud operation by changing the standard 75 baud values, as shown in ( ) to those values as shown in (( )):

| RESISTORS | 75 Baud | 150 Baud |
| :--- | :--- | :--- |
| R24/R49 | $(301 \mathrm{~K})$ | $((147 \mathrm{~K}))$ |
| R25/R50 | $(3.48 \mathrm{~K})$ | $((5.9 \mathrm{~K}))$ |
| R26/R51 | $(604 \mathrm{~K})$ | $((365 \mathrm{~K}))$ |
| R27/R52 | $(402 \mathrm{~K})$ | $((162 \mathrm{~K}))$ |
| R28/R53 | $(2.87 \mathrm{~K})$ | $((4.32 \mathrm{~K}))$ |
| R29/R54 | $(806 \mathrm{~K})$ | $((422 \mathrm{~K}))$ |
| R30/R55 | $(237 \mathrm{~K})$ | $((169 \mathrm{~K}))$ |
| R31/R56 | $(2.61 \mathrm{~K})$ | $((6.65 \mathrm{~K}))$ |
| R32/R57 | $(715 \mathrm{~K})$ | $((442 \mathrm{~K}))$ |


| SECTION | Q | CENTER FREQUENCY |
| :---: | :--- | :---: |
| 1 | 4 | 750 Hz. |
| 2 | 5 | 812 Hz. |
| 3 | 4.5 | 700 Hz. |

SSD-100 SOLID STATE CROSS DISPLAY
The SSD-100 is driven by the buffer amplifiers (Z13 and Z21) immediately following the channel filters.

The Signal Loss LED in the lower right quadrant duplicates the function of the Signal Loss LED on the front panel.

The two LEDs in the apex of the cross light when the Signal Loss LEDs are extinguished. The LOOP LED in the upper right quadrant duplicates the function of the front panel LOOP LED..

The Multipath Distortion indicator (LED) in the upper left quadrant is lit whenever the Mark and Space channels contain a signal simultaneously.

The deflection width of the Mark and Space bars is determined by the setting of the Mark and Space gain pots (R17 and R18) on the SSD-100 assembly.

The Intensity pot at R11 sets the level at which the intensity level of the SSD is controlled by the photocell (PC1) and the ambient light conditions.

## BUFFER AMPLIFIERS

The output of the channel filters is also routed to the output buffer amplifiers (Z13 and Z21), which drive the precision detectors through the front panel Sense
(Normal-Reverse) switch. Operating with a gain of 1.3, these buffer amplifiers also drive the LED drivers Z35 and Z48, which in turn drive the Mark and Space LEDs on the front panel.

## LED DRIVERS

The drive signal on the front panel LEDs is AC and no consideration need be given to polarity if the LEDs should require replacement.

## PRECISION DETECTORS

The Precision Detectors consist of two op-amps (Z14/Z15 Mark and Z22/Z23 Space), which provide full-wave envelope detection of the Mark and Space signals. The op-amps maintain the diode's conduction and no thresholding or cut-off occurs on weak signals.

The only exception to the rule of identicalness occurs in these precision detectors. The Mark and Space signals are detected such that the outputs have opposite polarities, which permits cancellation and correlation of noise and overlapping signals in the summing amplifier at the input of the BBP-100 Binary Bit Processor.

## BINARY BIT PROCESSOR (BBP-100)

The Binary Bib Processor is a high performance axis-restoration circuit that incorporates selectable bandwidth and automatic Multipath Correction.

The selectable bandwidth feature permits the operator to optimize the signal-tonoise ratio of the terminal unit to the baud rate of the incoming signal.

Three standard bandwidths (baud rates) are selectable: 50, 74.2/75.0 and 150 baud. (Standard MPC-1000T).

Two spare bandwidth modules are stored on the BBP-100 assembly for 45.45 and 110 baud operation.

The input stage of the BBP-100 is a summing amplifier, which sums the outputs of the two precision detectors Z15 and Z23. The output of the summing amplifier is fed through a two section, 4 pole linear phase Bessel function low pass filter, which strips the carrier information from the signal. The bandwidth of this low pass filter is front panel selectable as explained above.

The output of the low pass filter drives a pair of high impedance amplifiers, which in turn drive a common mode amplifier and a second summing amplifier.

The common mode amplifier drives a slicer circuit which provides the FSK output and an inverter slicer which provides the Inverted FSK output. The summing amplifier drives the Multipath Corrector circuit which provides a hysteresis control to both of the FSK slicers.

The FSK output at TP16 drives Q6 (LOOP LED Driver) and the Signal Loss circuitry at Z37 on the main board.

The Inverted FSK Output at TP17 drives through E56 (blue wire) on the main board to the MIL STD 188C and EIA RS232C output circuits at Z45 and Z46.

A third output from the BBP-100 (junction of R310 and R311) outputs to the main board through header Z26, pin 6, and provides low pass filter information with a -400 millivolt offset to the Common Mode amplifier (Z38).

COMMON MODE AMPLIFIER (Z38)
The DC coupled common mode amplifier at Z38 provides signal status information to those circuits that are outside the main data string, such as Automatic Markhold, Anti-Space, Anti-CW and Anti-Mark/Fade.

The front panel Threshold Pot R205 controls the sensitivity of Z38.
The time constant of the Pulse Width Discriminator at Z39 is determined by R119 (270K) and has been selected for optimum performance down to 45.45 baud.

## LOW LEVEL POLAR (FSK) OUTPUTS

Both EIA RS232C and MIL STD 188C FSK outputs are available simultaneously.
The RS232C is generated by Z45: -12 volts Mark and +12 volts Space. Output impedance: 1 K ohm.

The MIL 188C is generated simultaneously by Z46: +6 volts Mark and -6 volts Space. Output impedance: 1K ohm.

By definition, these two FSK outputs are of opposite polarities and the operator may choose the one that suits the polarity of the companion teleprinter.

## AFSK TONE KEYER (AFSK)

An Exar XR2206C (Z43) monolithic function generator provides phasecontinuous, sine-wave Mark and Space tone signals suit- able for driving the audio input stage of SSB, PM, FM and AM transmitters, and for tape recording (magnetically) incoming signals.

The Mark and Space tone frequencies may be independently adjusted over the range of 1200 Hz . to 3000 Hz . by the PC board pots (R208 and R210) mounted at the rear of the MPC-1000T's mainboard.

The output of this AFSK tone keyer is isolated by a transformer with single ended output through a BNC connector on the rear panel.

A front panel switch (AFSK ON/OFF) permits the tones at the rear panel to be disabled by the operator, permitting easy turn- on/turn-off of a VOX operated tape recorder or SSB transmitter.

The output level is a nominal 0 dbm (600 ohms)

## LOW VOLTAGE POWER SUPPLIES

The +15 and -15 volt power supplies are regulated with independent voltage regulators that have internal over-current and over- temperature protection circuits built-in (Q8 and Q9). In the event of a short circuit on either supply line, the effected regulator will shut down and stay down until the overload condition has been cleared.

## POWER MAINS

The MPC-1000T has been designed to operate on either 115 or 230 VAC with a line frequency of 40 to 400 Hz . A mains select switch is mounted inside the terminal unit, available through the top lid. Disconnect the detachable power cord before attempting to switch between 115 and 230 VAC operation. Although the terminal unit will operate satisfactorily at $50 \%$ voltage levels, the SSD probably will not have sufficient viewing intensity.

The third wire ground in the power cord should be tied to both peripheral equipment grounds and a good earth ground for optimum performance.

## POWER FUSE

The power fuse is mounted in a plug-in fuse block on the top of the main board, toward the right front corner. For 115 VAC operation, this fuse should be a 0.5 amp slow-blow. For 230 VAC operation, this fuse may be reduced to 0.25 amp , slow-blow.

## THRESHOLD CONTROL

The front panel Threshold control sets the hysteresis level of the common mode amplifier (Z38) and the pulse width discriminator at Z39, permitting control of the automatic mark- hold circuitry.

The automatic markhold feature is defeated by rotating the THRESHOLD control to full counter clockwise (CCW), permitting the terminal unit to run open on noise when copying very weak signals.

The Signal Loss LED is a. convenient indicator of the proper threshold setting. If this LED flickers while receiving an incoming signal, the Threshold control is set too high and should be turned CCW until the flickering stops.

The logic of the Signal Loss Indicator is that it turns on the front panel LED whenever the terminal unit is in Markhold WITHOUT, a marking signal in the Mark channel.

This information is also buffered to the rear panel through a 1 K ohm resistor and may be used to sound an alarm or provide other control functions.

This LED also lights whenever the terminal unit is put into the Standby condition.
MODE SWITCH
The front panel MODE SWITCH has five positions:

| $1)$ | DIV OFF: | Diversity off. |
| :--- | :--- | :--- |
| 2) | MO: | Mark Only. |
| 3) | MS: | Mark-Space (Normal). |
| 4) | SO: | Space Only. |
| 5) | MS-REV: | Mark-Space Reversals (RY). |

The DIV OFF position is not normally used in the MPC-1000T, since no provision has been made on the standard MPC-1000T for rear panel interconnection of two units for Dual Diversity operation. In the DIV OFF position, the MPC-1000T will function as if it were in the MS position.

MO and SO permit either Mark Only or Space Only operation, by shutting down the local injection oscillator and inverter in the opposite channel.

MS is the normal operation mode and permits full In-Band Diversity operation of the MPC-1000T. If one channel should fade into the noise, the TU will automatically derive all of its data from the other channel.

The MS-REV position activates a square-wave generator that drives the AFSK tone keyer and routes the tones from the tone keyer into the front end of the terminal unit.

When the square-wave generator is set (in frequency) to one half of the baud rate of the companion teleprinter, the teleprinter will print a continuous string of RY's, provided no signal regeneration is taking place. If the teleprinter is using a digital. regeneration technique (such as a UART), a continuous string of Ys will probably be generated. Since a UART always requires a Space pulse for Start, and Mark Space Reversals by definition, always provides a Mark pulse after a Space pulse, the character R cannot be derived from a string of Mark-Space reversals.

## REAR PANEL PTT (J8)

With the ON-STANDBY switch in the ON position, the PTT circuit is open. With the switch in STANDBY, the PTT line is grounded and may be used to control a companion transmitter via its PTT (push to talk) line.

## REAR PANEL LOCK (J5)

When the terminal unit is in STANDBY, the rear panel LOCK line is disconnected from the internal circuitry of the terminal unit.

A positive voltage (+-5 to +15 VDC) may be applied to the rear panel LOCK (J5) connector when the terminal unit is in the ON position to remotely lock up the terminal unit, i.e., put it into Markhold.

POLAR INPUT' (J6)
Either MIL STD 188C or EIA RS232C low level polar signals from a teleprinter's keyboard may be inputted at J6.

With the terminal unit selected for FULL DUPLEX operation, and the Mode Switch in DIV-OFF, MO, MS or SO, the internal AFSK Tone Keyer will be driven directly by the Polar Input (J6).

In HALF DUPLEX, the AFSK Tone Keyer will be keyed by the Polar Input only when the ON-STANDBY switch is in the STANDBY position, In HALF DUPLEX, this switch functions as a RECEIVE-SEND switch.

When operating FULL DUPLEX, this switch must be left in the ON position.

## SIGNAL LOSS (J7)

The rear panel Signal Loss line at J7 is buffered with a 1 K resistor (R200). With no signal, this line sets high at approximately +12 volts. With signal, this line sets low at approximately -12 volts. A threshold detector may be installed on this line to provide an external indicator or alarm indicating Signal Loss. For other buffering schemes, R200 may also be replaced with a silicon signal diode.

## CALIBRATION PROCEDURES

VFO CALIBRATION
If a frequency counter is available, it may be connected directly to the wiper of the Mark or Space front panel VFO potentiometers, or to TP12 or TP13.

Set the front panel pot to 2000 Hz . and adjust the PC pot directly behind the pot being calibrated so the frequency counter indicates 2750 Hz .

If a frequency counter is not available, a rough calibration can be put on the terminal unit by setting the PC board fine calibration pots to approximately 2000 ohms, measured by a VOM with the power of the terminal unit turned off.

## AFSK TONE KEYER ADJUSTMENT

The AFSK tone keyer is calibrated to the required tones by the two PC pots located at the rear of the main board.

These pots (R208 and R210) are labeled SPACE and MARK, but these markings are arbitrary, depending on whether the tones are to be calibrated Mark-high, Space-low, or vice versa, and whether the companion transmitter is to be used in upper sideband or lower sideband mode.

Dovetron (unless specified by the customer) calibrates the AFSK tone keyer in the following manner:

1) Switch DUPLEX switch on front panel to FULL DUPLEX (UP).
2) Connect frequency counter to TP10 on main board or to rear panel AFSK connector.
3) Apply +6 to +15 volts to rear panel POLAR INPUT connector.
4) Calibrate SPACE pot (R208) for 2125 Hz .
5) Apply -6 to -15 volts to rear panel POLAR INPUT connector.
6) Calibrate MARK pot (R210) for 2550 Hz .
7) Switch front panel DUPLEX switch to HALF DUPLEX. Frequency should read: 2125 Hz ..

During the calibration procedure the front panel MODE switch must be in the MS position.

The +15 and -15 polar input voltages may be taken from the top of the BBP-100 assembly or from TP7 ( -V ) and TP9 $(+\mathrm{V})$ on the main board.

This calibration will produce a MARK-Low, SPACE-High tone pair when injected into a SSB transmitter set for LSB operation and the Polar Input is driven by a MIL STD 188C configured signal. When driven by an EIA RS232C configured signal, the tone pair will be inverted, i.e., MARK-High, SPACE-Low (LSB).

Switching the transmitter from LSB to USB will also invert the sense of the Mark and Space tones.

MS-REV (RY) GENERATOR
When the mode switch is set to MS-REV, the AFSK tone keyer will output a continuous string of Mark-Space Reversals.

The frequency of this signal is set by a PC potentiometer at R163.
When adjusted for RY generation at one speed, RYs will not be printed at any other speed.

Select, the most common speed that; you intend to operate the companion teleprinter at, and adjust- R163 until the teleprinter outputs RYs, If the teleprinter is a regenerating type unit, adjust for a string of Ys.

## SERVICE INSTRUCTIONS

## CAUTION: HIGH VOLTAGES ARE PRESENT IN THIS UNIT

BEFORE REMOVING THE TOP AND BOTTOM LIDS, REMOVE THE AC POWER CORD AT THE REAR PANEL AC CONNECTOR.

## CAUTION: HIGH VOLTAGES ARE PRESENT IN THIS UNIT

The AC mains are exposed inside the MPC-1000T at the right side of the RFI line filter, on the rear of the front panel power switch and on the exposed clips of the fuse holder.

## TEST POINTS (MAIN BOARD)

TP1 is the signal input line to input amplifier Z2. The amplitude of audio signals on this line is controlled by the front panel LEVEL control.
TP2 is the output of the input amplifier Z2.
TP3 is -400 MV output line from the BBP-100 assembly.
TP4 and TP5 is not used in the MPC-1000T.
TP6 is FSK output of the BBP-100 and may also be measured at TP16 on the BBP-100 assembly.
TP7 is the output of the -15 volt regulator.
TP8 is power ground, chassis ground and signal ground.
TP9 is the output of the +15 volt regulator.
TP10 is the output of the AFSK Tone Keyer (Z43).
TP11 is the output of the RY Generator (MS-REV).

TP12 is the output of the inverter (Z7) following the Space channel oscillator (Z6).
TP13 is the output of the inverter (Z5) following the Mark channel oscillator (Z4).
TP14 is the output of the Space channel oscillator.
TEST POINTS (BBP-100 ASSEMBLY)
TP15 is the output of the selectable bandwidth low pass filter.
TP16 is the non-inverted FSK output.
TP17 is the inverted FSK output.
E-POINT MPC: Grounding this point inhibits the automatic multipath correction section of the BBP-100. This point is also available in the header and socket at Z26, pin 5.

## TROUBLE SHOOTING

The most common failure in a terminal unit with less than 1000 hours of operation is an op-amp.

A bad op-amp will usually short and run hot, split open and occasionally will burn.
All op-amps are plugged into sockets for ease of service and also to protect the PC board against damage from a hot or burning op-amp.

The best way to find a shorted op-amp is to run the terminal unit for a few minutes and then feel the top of the op-amp's case. A shorted unit will run considerably hotter than normal.

If one of the low voltage power supplies is shorted, the regulator on that line will shut down. When the line is cleared of the short, and the regulator cools off, it will resume operation.

A blown power fuse is usually an indication of a problem in low voltage fourdiode bridge.

When probing the pins on an op-amp, take care not to short Pin 6 (output) to pin 7 ( $\pm 15$ VDC).

All power diodes are 1N4007 and all silicon signal diodes are 1N914B.

MTBF (MEAN TIME BEFORE FAILURE)
An analysis of the MPC-1000C with CRT display indicates a failure rate of 89.42 failures per one million $(1,000,000)$ hours of operation, or a MTBF of 6700 hours. Calculations were made per Mil Handbook 217. The MPC-1000T is similar to the MPC-1000C, but does not contain the high voltage supplies of the CRT or the high level neutral loop. The MTBF of the MPC-1000T with SSD-100 Solid State Cross Display is probably in excess of 7000 hours.

## DOCUMENTATION

Six prints are supplied with the MPC-1000T:

| 75100 | Printed Circuit Board Assembly-Control Board, MPC-1000 and <br> MPC-1000C, E-Series. |
| :--- | :--- |
| 75103 | Schematic, Multipath Diversity RTTY Terminal Unit. Model <br> MPC-1000 and MPC-1000C, E-Series. |
| $75103 T$ | Schematic Addendum, MPC-1000T TEMPEST RTTY <br> Terminal Unit. |
| 75192 | Assembly, BBP-100 Binary Bit Processor. <br> 75195 <br> 75307 | | Schematic, BBP Binary Bit Processor. |
| :--- |
| Assembly/Schematic, SSD-100 Solid State Display. |

The MPC-1000T consists -of a modified MPC-1000C and a BBP-100 Binary Bit Processor.

The BBP-100 plugs into the main board via six 8-pin headers and one interconnecting wire. This wire connects between E56 on the BBP-100 and E56 on the main board.

The front and rear panels are connected to the main board per print 75103T. The heavy lines on the print are PC board traces and the light lines are interconnecting wires.

A jumper is installed on the bottom of the main board between the collector of location Q14 and the rear most end of location R217. Neither Q14 or R217 are installed in the MPC-1000T.

A jumper is also installed (on top of the main board) between locations B and C, directly underneath the CRT shield. No circuit traces are cut or removed.

White jumpers have been installed on the main board wherever necessary to utilize existing traces for circuit paths.

All original components that have been replaced by the circuitry of the BBP-100, the high level neutral loop keyer and power supply, and the autostart circuitry and relay have been left off the main board.

Consult Print 75192 for installation and removal instructions of the BBP-100 Binary Bit Processor assembly.

## PARTS LIST - MPC-1000T TEMPEST

All MPC-1000T TEMPEST RTTY Terminal Units contain a Binary Bit Processor (BBP-100) and an SSD-100T Solid State Cross Display (U.S. Patent 4229698).

The Keyboard Operate Send (KOS-100T) is available as an option and included in this parts list.

The following parts list is separated into the following sections:

| DESCRIPTION | DOVETRON PRINTS |
| :--- | :--- |
| Main Board: | 75100 E and 75103E |
| Front Panel: | 75100 E and 75103 T |
| Rear Panel: | 75103 T |
| Cabinet parts: | No documentation |
| Binary Bit Processor: | 75192 and 75195 |
| BBP-100 |  |
| Solid State. Cross Display: | 75307 |

SSD-100T
With the exception of the power transformer and the EMI optical filter, all components are available through normal commercial channels.

The power transformer is available from Dovetron or Wood Transformers, Inc., 1301 Santa Fe Street, San Jacinto, CA 92383.

The EMI optical filter is available from Dovetron, Shielding Technology Inc., 120 Ethel Road West, Piscataway, NJ 08854, or Applied Shielding, 1997 Friendship Drive, El Cajon, CA 92020.

The function generator used in the AFSK tone keyer is an XR2206CP, and although, available in commercial distribution, may be ordered from Dovetron or from EXAR Integrated Systems, Inc., 750 Palomar Avenue Sunnyvale, CA 94088.

## MAINBOARD ASSEMBLY

| ITEM | PART NUMBER | DESCRIPTION | MFRS ID | MANUFACTURER |
| :---: | :---: | :---: | :---: | :---: |
| l | CR5,6,7,8,9, | Diode, Signal | 1N914B | Fairchild |
|  | 10,11,12,1,2, | Silicon |  |  |
|  | 3,4,56,57,32, |  |  |  |
|  | 49,50,28,51 |  |  |  |
| 2 | CR60,61,43A, | Diode, Silicon, | 1N4007 | General |
|  | 43B,43C,43D, | Power 1 A, 1 KV |  |  |
| 3 | R214 | Resistor, 68 ohm, 1/4W | R25AJ68 | R-Ohm |
|  |  | 5\%, carbon film |  |  |
| 4 | R108,109 | Res: 120 ohms | R25AJ120 | R-Ohm |
| 5 | R199A,R300,R151 | Res: 200 ohms | R25AJ200 | R-Ohm |
| 6 | R153,219,121, | Res: 470 ohms | R25AJ470 | R-Ohm |
|  | 211,212 |  |  |  |
| 7 | R216,158,159, | Res: 1000 ohms | R25AJ1000 | R-Ohm |
|  | 200,213,220 |  |  |  |
| 8 | R133 | Res: 2000 ohms | R25AJ2000 | R-Ohm |
| 9 | R43,68,134 | Res: 4700 ohms | R25AJ4700 | R-Ohm |
| 10 | R38,39,40,41, | Res: 10K ohms | R25AJ10K | R-Ohm |
|  | 42,63,64,65, |  |  |  |
|  | 66,67,44,69, |  |  |  |
|  | 3,4,5,6,7,8,9, |  |  |  |
|  | 10,11,14A,14B, |  |  |  |
|  | 19A,19B,115,116, |  |  |  |
|  | 104,105,106,107, |  |  |  |
|  | 138,142,164,166, |  |  |  |
|  | 162,118,13,15,16 |  |  |  |
|  | 21,20,156,157,154 |  |  |  |
|  | 155,110 |  |  |  |
| 11 | R161 | Res: 11K ohms | R25AJ11K | R-Ohm |
| 12 | R117,152,205 | Res: 20K ohms | R25AJ20K | R-Ohm |
| 13 | R113,118,140 | Res: 30K ohms | R25AJ30K | R-Ohm |
| 14 | R34,59 | Res: 62K ohms | R25AJ62K | R-Ohm |
| 15 | R37,62,22,23, | Res: 100K ohms | R25AJ100K | R-Ohm |
|  | 35,60,111,112 |  |  |  |
| 16 | R36,61 | Res: 130K ohms | R25AJ130K | R-Ohm |
| 17 | R1,2 \& 119 | Res: 270K ohms | R25AJ270K | R-Ohm |
| 18 | R215 | Res: 1 Meg ohm | R25AJ1M | R-Ohm |
| 19 | R31 \& 56 | Res: $2.61 \mathrm{~K}, 1 \%$, Metal Film | 2611-55D | Dale |
| 20 | R28 \& 53 | Res: $2.87 \mathrm{~K}-1 \% \mathrm{MF}$ | 2871-55D | Dale |
| 21 | R25 \& 50 | Res: 3.48K-1\%MF | 3481-55D | Dale |
| 22 | R30 \& 55 | Res: $237 \mathrm{~K}-1 \% \mathrm{MF}$ | 2373-60D | Dale |
| 23 | R24 \& 49 | Res: 301K-1\%MF | 3013-60D | Dale |
| 24 | R27 \& 52 | Res: $402 \mathrm{~K}-1 \% \mathrm{MF}$ | 4023-60D | Dale |
| 25 | R26 \& 51 | Res: 604K-1\%MF | 6043-60D | Dale |
| 26 | R32 \& 57 | Res: 715K-1\%MF | 7153-60D | Dale |
| 27 | R29 \& 54 | Res: 806K-1\%MF | 8063-60D | Dale |


| 28 | C77 \& 79 | Cap: . $01 \mathrm{Mfd}, 50$ VDC, ceramic disc | UK50-103 | Centralab |
| :---: | :---: | :---: | :---: | :---: |
| 29 | C63 \& 64 | Cap: 270 Pfd, 1 KV, ceramic disc | DD-271 | Centralab |
| 30 | C82,83,84,85 | Cap: 1 Mfd. 35 VDC, Tubular tantalum | $\begin{aligned} & \text { 150D105X- } \\ & 9035 \mathrm{~A} 2 \end{aligned}$ | Sprague |
| 31 | C56 \& 57 | Cap: 1000 Mfd. 35VDC, Type TW | ECEA1YY102S | Panasonic |
| 32 | $\begin{aligned} & \text { C6,7,8,9,10, } \\ & 11,21,22,23, \\ & 24,25 \& 26 \end{aligned}$ | Cap: 4700 Pfd, 630VDC, 5\% | .0047J630 | Plessey |
| 33 | C12,27,3 \& 46 | Cap: 0.1 Mfd. 250VDC. 5\% | 0.1J250 | Plessey |
| 34 | C47,45 \& 55 | Cap: 1 Mfd. 100VDC, 5\% | 1.0J100 | Plessey |
| 35 | Q6 | Transistor, NPN, Silicon, Signal | $\begin{aligned} & \text { 2N697 or } \\ & \text { 2N2219A } \end{aligned}$ | Motorola or RCA |
| 36 | Q13 | Transistor, JFET | 2N4360 | Motorola |
| 37 | Q8 | Regulator, +15 VDC | MC7815CT | Motorola |
| 38 | Q9 | Regulator, -15 VDC | MC7915CT | Motorola |
| 39 | $\begin{aligned} & \mathrm{Z} 2,3,5,8,9 \\ & 10,11,12,13 \\ & 14,15,18,19 \\ & 20,21,22,23 \\ & 37,38,39,35 \\ & 47,48,45 \& 46 \end{aligned}$ | Integrated Circuit, Op-Amp, 8 pin. Minidip, plastic | UA/LM741CN | Signetics or Texas Instruments |
| 40 | Q1,2,3 \& 4 | Transistor, JFET | J111-18 | Siliconix |
| 41 | R163 | Potentiometer, PC mount. Vertical: 10K | X201R103B | C.T.S. |
| 42 | 2 each | Socket, Regulator | 1018-2031 | Molex |
| 43 | R168 | Resistor, Power, 75 ohms, 25 watts | 0200E | Ohmite |
| 44 | T1 | Transformer, Power | 7827S | Dovetron/WTI |
| 45 | T2 | Transformer, Audio | TY-34X | Dovetron or Triad/Utrad |
| 46 | 3 each | Socket, transistor | 3LPS-B | TWR/Cinch |
| 47 | 26 each | Socket, 8 pin, low | CA-08SLP-TSD | Circuit Assy |
| 48 | 8 each | Socket, 8 pin, high | CA-08SE-TSD | Circuit Assy |
| 49 | 17 each | Wire Jumpers, 0.5 inch, 22*Ga., PVC | $\begin{aligned} & \text { JO.5X0.25- } \\ & \text { PVC-22 } \end{aligned}$ | Dovetron or Squires Elect |
| 50 | 1 each | Fuse Holder | 357001 | Littlefuse |
| 51 | F1 | Fuse, 1/2 amp, S/B | 313.500 | Littlefuse |
| 52 | 1 each | Cable, 8 wire or Dovetron | 9160 | Circuit Assy |
| 53 | 1 each | Cable Clamp | CLN-1/8 | Ico-Rally |
| 54 | 1 each | Washer, No. 4 | KWM-401 | Waldom |
| 55 | 1 each | Mainboard, P.C. | A75100-E | Dovetron |
| 56 | 2 each | Support Bars | CS-1 | Dovetron |
| 57 | 1 each | Cabinet side plate Right side | SP/R | Dovetron |
| 58 | 1 each | Cabinet side plate | SP/L | Dovetron |
| 59 | 1 each | Cable, 14 wire | 9130 | Circuit Assy |
| 60 | R145,147,206,207 | Potentiometer, PC | X201R502B | C.T.S. |


|  |  | Mount, Vertical, 5K |  |  |
| :---: | :---: | :---: | :---: | :---: |
| 61 | 1 each | Socket, 16 Pin, low profile | CA-16SLP-TSD | Circuit Assy |
| 62 | Z43 | I. C., Function Generator | XR2206CP | EXAR |
| 63 | R143,146 | Resistor, Metal Film, $1 \%, 2.49 \mathrm{~K}$ | 2491-55D | Dale |
| 64 | C53 | Capacitor, 0.1 MFD, <br> 50 VDC, Polycarbonate | $\begin{aligned} & \text { DP2B104X } \\ & (+10 \%,-0 \%) \end{aligned}$ | I.M.B. Inc. |
| 65 | Cspec | Capacitor, 100 Pfd, 1 KV , ceramic disc | DD-100 | Centralab |
| 66 | C85 | Capacitor, 0.1 Mfd , 250 VDC polyester | .1J250 | Plessey |
|  |  | FRONT PANEL COM | NENTS |  |
| 1 | 1 each | Front Panel, Beauty | FP-1 (T) | Dovetron |
| 2 | 1 each | Front panel. Sub. | FP-2(T) | Dovetron |
| 3 | S1 | Mode Switch | 5P9959 | C.T.S. |
| 4 | POWER, AFSK <br> \& DUPLEX (3) | Switch, Toggle, SPDT miniature | MTA-106D | ALCO Switch |
| 5 | BANDWIDTH (1) | Switch, Toggle <br> SPDT-CO, miniature | MTA-106E | ALCO Switch |
| 6 | NORMAL/REVERSE <br> (1) | Switch, toggle, DPDT, miniature | MTA-206N | ALCO Switch |
| 7 | STANDBY (1) | Switch, toggle, 3PDT, miniature | MTA-306D | ALCO Switch |
| 8 | $\begin{aligned} & \text { R172,205, } \\ & 145,147 \end{aligned}$ | Potentiometer, 2 K , Carbon Comp., linear | JA1N056S202UA | Allen-Bradley |
| 9 | DS1,2,3,4 | LED, light emitting diode. Red | MV5 753 | General Inst. <br> (Monsanto) |
| 10 | 1 each | Display Bezel with red optical filter | SSD-B2L | Dovetron |
| 11 | 1 each | MET Tempest Display Filter assembly | $\begin{aligned} & \text { 28817-09- } \\ & 0701-1183 \end{aligned}$ | Dovetron or <br> Shielding Technology |

The above item is also available (30-0501-5001) from Applied Shielding.
REAR PANEL

| 1 | J1 - J8 | Connector, BNC, <br> Chassis Mount | 31-221 | Amphenol |
| :--- | :--- | :--- | :--- | :--- |
| 2 | 1 each | Filter, Power, | CGF20648 | Menisci <br> EMI-FRI. |
| 3 | 1 each | Panel, Rear, <br> Panology |  |  |
| 4 | T2 | Tempest <br> Transformer, Audio <br> or Triad | RP-1(T) | TY34X | Dovetron | Switch, Slide, |
| :--- |
| D8 |

## CABINET COMPONENTS

| 1 | 2 each | Handles, chrome | A2981-8 | Unicorp, NJ |
| :---: | :---: | :---: | :---: | :---: |
| 2 | 3 each | Knob, small | S1647-1L | Kurz-Kasch |
| 3 | 2 each | Knob, large | S1653-1L | Kurz-Kasch |
| 4 | 2 each | Washer, felt | FW-1 | Dovetron |
| 5 | 2 each | Lid, top/bottom | TP-179BLK | Intrafab |
| 6 | 2 each | Rackmount side plate | SPHR-39BLK | Intrafab |
|  | BINARY BIT PROCESSOR (BBP-100) ASSEMBLY |  |  |  |
| 1 | 1 each | Board, P.C. | 75193 | Dovetron |
| 2 | $\begin{aligned} & \text { Z16,24,26, } \\ & 27,29,36 \end{aligned}$ | Header, 8 pin | CA-08PF-11 | Circuit Assy |
| 3 | 5 each | Bandwidth Modules | CA-08P-11 | Circuit Assy |
| 4 | $\begin{aligned} & \text { U52,53,66, } \\ & \text { 67,68,69,70,71 } \end{aligned}$ | I.C., Op-Amp, 8 pin, plastic DIP | UA/LM741CN | Signetics |
| 5 | U65 | Integrated Circuit | MC14528B | Motorola |
| 6 | U57,58,59,62,64 | I.C., Op-Amp, 8 pin, Plastic DIP | TL081CP | Texas Inst. |
| 7 | U54,55,56,60,61 | Integrated Circuit | MC14066B | Motorola |
| 8 | U63 | Integrated Circuit | CD4013AE | R.C.A. |
| 9 | $\begin{aligned} & \text { R312,313,325, } \\ & 326,331 \end{aligned}$ | Res: 2 OK, 1\%, Metal Film | 2002-55D | Dale |
| 10 | R317,350 | Res: 9.1 Meg ohms, 1/4W, 5\%, Carb. Comp. | $\begin{aligned} & \text { RC07GF915J- } \\ & \text { OC99155 } \end{aligned}$ | Ohmite |
| 11 | R337,338 | Res: 15 OK, 1/4W, | R25AJ150K | R-Ohm |
| 12 | R323,324 | Res: 100K | R25AJ100K | R-Ohm |
| 13 | $\begin{aligned} & \text { R315,316,318, } \\ & 319,343,347 \end{aligned}$ | Res: 47K | R25AJ47K | R-Ohm |
| 14 | R332 | Res: 4.7 K | R25AJ4700 | R-Ohm |
| 15 | $\begin{aligned} & \text { R305,311,314, } \\ & 321,322,327, \\ & 328,329,330, \\ & 335,336,339 \\ & 340,342,344,351 \end{aligned}$ | Res: 20K | R25AJ20K | R-Ohm |
| 16 | $\begin{aligned} & \text { R301,302,303, } \\ & 304,333,341, \\ & 345,346 \end{aligned}$ | Res: 10K | R25AJ10K | R-Ohm |
| 17 | R334 | Res: 1K | R25AJ1000 | R-Ohm |
| 18 | R310,348,349 | Res: 470 Ohms | R25A.J470 | R-Ohm |
| 19 | $\begin{aligned} & \text { CR101,102, } \\ & \text { 105,106,107, } \\ & \text { 108,109,110, } \\ & \text { 111,112 } \end{aligned}$ | Diode, Silicon, Signal | 1N914B | Fairchild |
| 20 | CR113,114 | Diode, Zener, 7.5 VDC | 1N755A | I.T.T. |
| 21 | C101,103,104 | $\begin{aligned} & \text { Cap: } 4700 \text { Pfd, } \\ & 630 \text { VDC, } 5 \% \end{aligned}$ | .0047J630 | Plessey |
| 22 | C106 | Cap: 2400 Pfd, Silver Mica | $\begin{aligned} & \text { CM06FD- } \\ & \text { 242J03 } \end{aligned}$ | Arco Elect. |
| 23 | C105 | Cap: 2000 Pfd, Silver Mica | $\begin{aligned} & \text { CM06FD- } \\ & \text { 202J03 } \end{aligned}$ | Arco Elect. |


| 24 | C102 | Cap: 390 Pfd, Silver Mica | $\begin{aligned} & \text { CM05FD- } \\ & \text { 391J03 } \end{aligned}$ | Arco Elect. |
| :---: | :---: | :---: | :---: | :---: |
| 25 | C118,119 | Cap: $10 \mathrm{Mfd}, 35 \mathrm{VDC}$, dipped Tant. | TAPS10M35 | I.T.T. |
| 26 | C111 | Cap: 1 Mfd, 35 VDC, <br> Tubular tantalum | $\begin{aligned} & \text { 150D105X- } \\ & \text { 9035A2 } \end{aligned}$ | Sprague |
| 27 | $\begin{aligned} & \text { C107,108,109, } \\ & 110 \end{aligned}$ | Cap: 0.1 Mfd, 250 <br> VDC, 5\% | 0.1J250 | Plessey |
| 28 | $\begin{aligned} & \text { C112,113,114, } \\ & 115,116,117,120 \end{aligned}$ | Cap: .01 Mfd , 50 VDC, Ceramic disc. | UK50-103 | Centralab |
| 29 | 12 each | Socket, 8 pin, low | CA-08SLP-TSD | Circuit Assy |
| 30 | 5 each | Socket, 8 pin, high | CA-08SE-TSD | Circuit Assy |
| 31 | 6 each | Socket, 14 pin, low | CA-14SLP-TSD | Circuit Assy |
| 32 | 1 each | Socket, 16 pin, low | CA-16SLP-TSD | Circuit Assy |
|  | SOLID STATE DISPLAY (SSD-100) TEMPEST ASSEMBLY |  |  |  |
| 1 | 1 each | Board, P.C. | 75305 | Dovetron |
| 2 | DS1,2 | LED, Squire with PC assembly D | HLMP-2655 | Dovetron |
| 3 | DS3,4,5 | LED, Rectangular | MV57124 | General Inst |
| 4 | DS6,7,8,9 | LED, Bargraph | MV57164F | General Inst |
| 5 | CR5,6,7,8 | Diode, Silicon | 1N914B | Fairchild |
| 6 | CR1,2,3,4 | Diode, Silicon | 1N4007 | General Inst |
| 7 | Q1,2 \& PC1 | Socket, Transistor | 3LPS-B | TRW/CINCH |
| 8 | Q1,2 | Transistor, NPN | $\begin{aligned} & \text { 2N697 or } \\ & \text { 2N2219A } \end{aligned}$ | Motorola or R.C.A. |
| 9 | 4 each | Socket, high, 20 pin for DS6-DS9 | CA-20S-TSD | Circuit Ass' |
| 10 | U4 | I.C., Op-Amp, 8 pin plastic, minidip | UA/LM741CN | Signetics |
| 11 | U3 | Integrated Circuit | $\begin{aligned} & \text { MC14011CP } \\ & \text { CD4011AE } \end{aligned}$ | Motorola or R.C.A. |
| 12 | U1,2 | I.C., Bargraph Display Driver | LM3914N | National Semi. |
| 13 | 5 each | Socket for DS1 through DS5 LEDs | 02STL-101WW | Circuit Assy |
| 14 | PC1 | Photocell | VT841L | Vactec Corp. |
| 15 | R11,17,18 | Potentiometer, P.C., <br> Horizontal, 500K | U201R504B | C.T.S. |
| 16 | R1,6 | Resistor, 1 Meg ohm 1/4W, 5 \%, Carb/film | R25AJ1MEG | R-Ohm |
| 17 | R13,23,24 | Res: 30K | R25AJ30K | R-Ohm |
| 18 | R25,26 | Res: 20 K | R25AJ20K | R-Ohm |
| 19 | R12, 14, 15 | Res. 4.7 K | R25AJ4700 | R-Ohm |
| 20 | R5, 10 | Res: 7.5 K | R25AJ7500 | R-Ohm |
| 21 | R2, 7 | Res: 2.7 K | R25AJ2700 | R-Ohm |
| 22 | R16 | Res: 2 K | R25AJ2000 | R-Ohm |
| 23 | R4,9,19,20 | Res: 1K | R25AJ1000 | R-Ohm |
| 24 | R21,22,27 | Res: 12 ohms | R25AJ12 | R-Ohm |
| 25 | $\mathrm{Cl}, 2$ | Capacitor, 0.056 Mfd, | .056J250 | Plessey |


| 26 | 250 VDC |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | C3,4,5 | Capacitor, .01 Mfd , 50 VDC, Disc Ceramic | UK50-103 | Centralab |
| 27 | C6, 7 | Capacitor, 270 PFD, 1KV, Disc Ceramic | DD-271 | Centralab |
|  | KEYBOARD OPERATE SEND (KOS-100T) TEMPEST ASSEMBLY |  |  |  |
| 1 | 1 each | Board, P.C. | 75175-2 | Dovetron |
| 2 | Ul,2,3,4 | I.C., 8 pin, Plastic, DIP | UA/LM741CN | Signetics |
| 3 | U7 | Integrated Circuit | MC14066B | Motorola |
| 4 | R28 | Potentiometer, P.C., <br> Horizontal, 500K | U201R504B | C.T.S. |
| 5 | R1 | Resistor, 1 Meg ohm 1/4W, 5\%, Carb/film | R25AJ1MEG | R-Ohm |
| 6 | R3, | Res: 100.K | R25AJ100K | R-Ohm |
| 7 | R20 | Res: 47 K | R25AJ47K | R-Ohm |
| 8 | R8, 15,17,23 | Res: 20 K | R25AJ20K | R-Ohm |
| 9 | $\begin{aligned} & \text { R4,5,6,10, } \\ & 11,12,13,14 \\ & 15,18,19 \end{aligned}$ | Res: 10K | R25AJ10K | R-Ohm |
| 10 | R7,22,24 | Res: 4.7 K | R25AJ4700 | R-Ohm |
| 11 | R27 | Res: 1.5 K | R25AJ1500 | R-Ohm |
| 12 | R25 | Res: 1,2K | R25AJ1200 | R-Ohm |
| 13 | R2 | Res: 1000 ohms | R25AJ1000 | R-Ohm |
| 14 | Q3 | Transistor, PNP, Silicon | 2N5416 | Motorola or R.C.A. |
| 15 | Q2 | Transistor, NPN, Silicon | 2N3439 | Motorola or R.C.A. |
| 16 | Q1 | Transistor, NPN | $\begin{aligned} & \text { 2N697 or } \\ & \text { 2N2219A } \end{aligned}$ | Motorola or R.C.A. |
| 17 | DS2 | LED, Rectangular, Red | MV57124 | Gen. Inst |
| 18 | DS1 | LED, Round, Red | MV5753 | Gen. Inst |
| 19 | CR6,7 | Diode, Silicon | LN4007 | Gen. Inst |
| 20 | CR1,2,3,4,5 | Diode, Silicon | 1N914B | Fairchild |
| 21 | C5 | Capacitor. 10 Mfd , 35 VDC, dipped Tant. | TAPS10M35 | I.T.T. |
| 22 | C1,2,3,4,7 | Capacitor, 1 Mfd, 35 <br> VDC, tubular tantalum | $\begin{aligned} & \text { 150D105X- } \\ & \text { 9035A2 } \end{aligned}$ | Sprague |
| 23 | C6 | Capacitor, .0:1 Mfd, 50 VDC, ceramic disc. | UK50-103 | Centralab |

## BBP-100 BINARY BIT PROCESSOR MARK II REVISION B

Dovetron provides two types of the Binary Bit Processor in the Mark II versions of the Dovetron terminal unit.

Both are considered to be current- production and are interchangeable, although the Revision B units offer additional features as noted below.

The earlier BBP-100 is identified by the board number 75193 REV A. The corresponding prints are Assembly 75192 and Schematic 75195. The later BBP100 is assembled on board number 75350 REV B and the corresponding Assembly/Schematic print is combined on Print 75349B.

In addition to the BBP functions of Bandwidth Selection, Low Pass Filtering, Axis Restoration and Multipath Correction, the Revision B unit also provides an AFSK Tone Monitor circuit and an AFSK Tone Control section.

The CA-9160 cable assembly must be installed in the main frame of the Dovetron terminal unit to utilize the AFSK Tone Monitor and the AFSK Tone Control feature.

When the Revision B unit is factory-installed, the CA-9160 cable assembly is normally installed in the main frame, if the Monitor/ Control circuits are to be utilized.

Both versions of the BBP-100 permit front-panel switch-selection of three different bandwidths, which are tailored to provide optimum operation at three different baud rates.

These bandwidths (baud rates) are predetermined by the resistor values of three separate plug-in bandwidth modules: NARROW, MEDIUM \& WIDE.

The factory normally provides modules for 50, 75 and 110 baud.
Since only resistive elements are switched when changing band- width, the bandwidth of the terminal unit may be changed during operation without interrupting the data throughput or creating errors.

Storage sockets are provided in the left-rear corner of the BBP units for additional bandwidth modules and/or spare module headers.

## OPERATION: REVISION B

Reference Print 75349B, the Mark and Space signals from the terminal unit's Precision Detectors and Diversity Combiner circuits enter the BBP-100 assembly through Z24-3 (Mark) and Z16-3 (Space) and are combined at pin 3 of op-amp U4.

The Low Pass Filter consists of U6 and U7 and their associated components.
The resistive elements of this four pole low pass filter are selected by three CMOS 14066 bilateral switches U1, U2 and U3.

Selectable bandwidth is achieved by enabling either U1 (Narrow), U2 (Medium) or U3 (Wide). The control logic for this selection is provided by U5, which is connected to the front panel three- position Bandwidth switch via the interconnecting circuitry of Z26-3, Z27-2 and Z29-2.

When the Bandwidth switch is in the Narrow position, Z27-2 is high (+7 VDC), and the U1 is enabled, providing a Narrow band- width.

With the Bandwidth switch in the Wide position, Z29-2 is high, and U3 is enabled, providing a Wide bandwidth.

If neither line is high, i.e., both are low, U5 provides an enable command to U2, which provides the Medium bandwidth selection.

Axis Restoration and Multipath Correction are provided by U8, U9, U10 and U11.
Optimum performance of these circuits is achieved by matching the timing characteristics of U8 and U9 with the incoming baud rate, i.e., by varying the values of resistance at R5 and R6.

As the bandwidth of the low pass filter is selected by the front panel Bandwidth switch, U10 selects the proper value for R5 and R6.

The dual inputs to the first two sections of U11 provide Multipath Correction for signals with apparent pulse stretching.

The third section of U11 provides a fully-processed FSK signal to the mainboard of the terminal unit through interconnect point Z36-6.

The fourth section of U11 functions as an inverter, and provides the necessary inverted FSK data for use in the TEMPEST versions of the Dovetron terminal unit.

The - 400 MV signal outputted through Z26-6 drives the automatic Markhold, Threshold, Autostart and Signal Loss circuits on the terminal unit's mainboard.

## AFSK TONE MONITOR

A 14066 bilateral switch U12 permits the output of the AFSK Tone Keyer to be routed back into the front end of the terminal unit whenever the terminal unit Is in the half-duplex SEND mode.

This function provides a visual indication in the SSD-100 Solid State Cross Display (U. S. Patent 4229698) as the AFSK Tone Keyer is keyed and the Mark and Space tone frequencies are transmitted.

A similar AFSK Tone Monitor is provided on the KOS-100 Keyboard Operate Send assembly. If the KOS-100 is installed in the terminal unit, the AFSK Tone Monitor on the BBP-100 is normally disabled by removing the 14066 bilateral switch chip at U12.

## AFSK TONE CONTROL

A second 14066 bilateral switch at U13 permits operator-selection of outputting the tones from the AFSK Tone Keyer continuously or only when the terminal unit is in the SEND (XMIT ONLY) mode.

The XMIT ONLY mode permits a companion VOX-operated transceiver to be switched between Receive and Transmit by the tones from the terminal unit.

## VARIATIONS

Provision has been on the BBP board to permit the use of plug-in modules for thevarious combinations of resistors at R5 and R6 in the Axis Restoration-Multipath Correction section.

Unless specified at time of ordering, Dovetron provides discrete resistors at R5W, R5M, R5N, R6W, R6M and R6N that match the baud rate requirements of the bandwidth modules (Narrow, Medium and Wide) and their resistors R1, R2, R3 and R4.

## TESTING AND TROUBLESHOOTING

Check supply voltages at the test points on the BBP-100: $+15,-15,+7$ and -7 VDC. These voltages are regulated by the $\pm 15$ VDC regulators on the terminal unit's mainboard.

If one or more of the voltages appears to be low, attempt to locate the component that is pulling the supply down.

The five 14066 I.C.s are CMOS and should not be warm to the touch. Any heat generated in a CMOS chip generally indicates a defective chip.

The op-amps (uA741CP, TL081CP and TL08/LM324) consume power and will be warm to the touch. If shorted, op-amps tend to break open and sometimes run hot enough to melt the plastic socket underneath.

If one of the bandwidth positions is not functioning, suspect a bad 14066 bilateral switch or a poor solder connection between the resistor and the pin on a bandwidth module.

## TEST POINT MEASUREMENTS

Test points N, M and W normally set a -7 VDC, and individually switch to +7 VDC depending on the position of the front panel Bandwidth switch. When WIDE is selected. Test Point W will be +7 VDC, and the M and N will be at -7 VDC, etc.

With no signal input, the front panel Mode switch at MS, and the Threshold Control set nominally to 12 o'clock:

TP1, TP2, TP3, TP4, TP5 and TP6: Zero output.
TP7: -14 VDC.
TP8: +14 VDC.
TP9: -400 MV nominal.

With Mode Switch set for MS-REV, Mark and Space VFOs tuned to correct Mark and Space tone frequencies, LEVEL and THRESHOLD controls set for 12 o'clock, and normal display in SSD-100 Cross Display:

TP1: Combined output from precision detectors on mainboard with carrier frequencies still present on Mark and Space levels. Voltage levels approximately $\pm 6 \mathrm{VDC}$. Indicates that U 4 is functioning correctly.
TP2: Output of first stage of low pass filter. Carrier frequencies are stripped from data and front panel Bandwidth control will modify appearance of signal. When baud rate of RY Generator (MS-REV) is set for same bandwidth as front panel switch, signal will appear to be a sine wave. If the Bandwidth switch is set for a wider bandwidth than the RY Generator, the signal will have a tendency to "square-up" and lose its smoothness. (See TP3 below.)
TP3: Output of the second stage of the low pass filter. Characteristics same as at TP2. No output at either TP2 or TP3 indicates problem with Low Pass Filter U6 or U7, or with Bandwidth selection chips U1, U2 or U3, and/or Bandwidth Modules W, M or N.
TP4: Output of positive section of Axis Restorer. Output level of +3 to +5 VDC, ramping at baud rate, and displaying discharge of C7. Voltage increases slightly as bandwidth is increased, i.e., as switched from Narrow, through Medium, to Wide. Faulty component may be U8 or C7.
TP5: Output of negative section of Axis Restorer. Output level of -3 to -5 VDC, ramping at baud rate, and displaying discharge of C8. Voltage increases slightly as bandwidth is increased, i.e., as switched from Narrow, through Medium, to Wide. Faulty component may be U9 or C8.
TP6: Combined out-put of Axis Restorer-Multipath Corrector. Resembles sine wave with perfect zero crossing of baud rate of RY Generator is similar to bandwidth setting
TP7: FSK output from Slicer U11. $\pm 14$ VDC square wave and Space high. Suspect U11 as faulty if output is not square wave.
TP8: Same as Mark high and Space low.
TP9: $\pm 3$ VAC Sine Wave, Smooth when baud rate of RY Generator is similar to bandwidth setting. Squares up if bandwidth is wider than optimum. This sine wave has a nominal -400 MV offset. Offsets between -200 MV and -400 MV are acceptable. R17 and R18 function as a voltage divider to determine the amount of offset.

## AFSK TONE MONITOR CIRCUIT

J1-6: This test point monitors the status of the Send-Receive line in the terminal unit. It is the cathode of CR52 on the mainboard. CR52 is not normally installed. The cathode end of CR52 is connected to the cathode end of CR55, which is driven high when the terminal unit is in the SEND mode.

In Receive, with the RY Generator functioning, some positive ripple may be on the line. This is okay. With the RY Generator turned off, J1-6 will be zero volts.

In Send, with or without RY Generator functioning, J1-6 will be high, i.e., +14 to +15 VDC.

If AFSK Tone Monitor circuit does not function, replace the 14066 at U12. This chip can be damaged by allowing excessive RF to enter the terminal unit through the 600 ohm Audio Input connector on the rear panel.

## AFSK TONE CONTROL

If this circuit does not function, replace the 14066 at U13. Check XMIT-REC/XMIT-ONLY switch for proper function. Contacts may be cleaned by rapid switching back and forth manually.

NOTE: The AFSK TONE MONITOR and AFSK Tone Control sections of the BBP-100 are not always installed, depending on customer requirements and the installation of other Dovetron options. In some units, these functions may be installed, but the CA-9160 interconnect cable may be missing, again depending on the customer's requirements and the terminal unit's configuration,

Both are to be considered options, and in no way affect the proper operation of the signal processing sections of the BBP-100 Binary Bit Processor.

## KOS-100 KEYBOARD-OPERATED-SEND OPTION

The KOS-100 is hardwired into the MPC main frame and interfaces to the TID-100 Station Identifier through a 16 pin header and socket interconnect.

The KOS-100 permits the terminal unit and companion transmitter to be put into the SEND mode by merely depressing one of the keys of the local teleprinter.

Opening the loop momentarily (BREAK button, etc.) puts the terminal unit into Preload while the TID-100 is identifying.

A variable time out control permits 1 to 10 second time out (return to receive mode) after the Memory Section has emptied.

## TMS-100 TRI-MODE SELECTOR

The front panel AFSK tone combination Select Switch controls the state of two bilateral CMOS switches (14066) mounted on the TMS-100 board at the rear panel. This card contains six multi-turn Cermet potentiometers, two of which are selected by each position of the front panel AFSK Tone Select switch.

The three different combinations of Mark-Space-Shift tones are completely independent of each other, and provide the operator with a convenient method of quickly changing AFSK shifts.

In position C, R15 and R16 locations have been provided to permit installation of resistors to permit generation of lower than normal Mark and Space tones for wire line modem use. To utilize R15 and R16, open the circuit etch on the top of the TMS-100 board and install appropriate resistors. Metal film resistors are recommended for good long term stability.

